Talent.com
SOC Physical design - Front End Integration (FEINT) Lead / Implementation
SOC Physical design - Front End Integration (FEINT) Lead / ImplementationConfidential • India
No longer accepting applications
SOC Physical design - Front End Integration (FEINT) Lead / Implementation

SOC Physical design - Front End Integration (FEINT) Lead / Implementation

Confidential • India
14 days ago
Job description

WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.

SOC PD - Front End Integration (FEINT) Lead

THE ROLE :

T he scoping of SOC PD FEINT (Front End Integration) lead includes Synthesis, Logic Equivalence, low power check, Timing Closure and full-chip SDC (constraints) generation. AMD design is big and complex with advanced process and technology. FEINT lead needs to have rich experience in each domain, control execution risk and lead the team to do high quality release on schedule. The lead needs to co-work with IP / DFT / PD teams, highlights critical issues and makes decisions to make project execution smoothly.

THE PERSON :

  • 10-15 years working experience on ASIC Implementation
  • Knowledgeable in all aspects of ASIC design flow
  • Familiar with FEINT EDA tools
  • Good leadership skills
  • Good teamwork and script skills
  • Good training skills to ramp-up new team members

KEY RESPONSIBILITIES :

  • Own full-chip / sub-system / partition level Synthesis, Equivalence checking and low power checks / signoff
  • Co-work with IP / DFT / PD team to improve timing / area / power during synthesize
  • Netlist quality check including EQV / LowPower / Timing
  • Generate full-chip level SDC and SDC quality check
  • Do working assignment for team members, tracking and supporting for critical problems
  • Own end-to-end delivery of designs (SOC and Sub-system integration) from timing constraints and timing signoff perspective.
  • Understand timing margins (LVF / SSTA / Variations etc.) on the latest tech nodes and work with timing methodology teams for future and current projects.
  • Collaborate with CAD and EDA vendors to further strengthen AMD timing closure and constraints methodology.
  • PREFERRED EXPERIENCE :

  • Synthesize experience by Fusion-Compiler
  • EQV debug experience by FM / LEC
  • Low power check experience by VC-LP
  • Static Timing Analysis experience by PT
  • Experience in STA, constraints, timing signoff and physical design
  • Power An a lysis experience by PTPX
  • Good at scripts, like Python / perl / Tcl / Shell
  • Excellent presentation and inter-communication skills.
  • ACADEMIC CREDENTIALS :

    Bachelor's or Master's in Electronics / Electrical / Computer Engineering

    #LI-SR4

    Benefits offered are described : .

    AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and / or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

    Skills Required

    Synthesis, Static Timing Analysis, Shell, Tcl, Python, Perl, equivalence checking , Timing Closure

    Create a job alert for this search

    Physical Integration • India

    Related jobs
    Full Chip Physical Design Lead

    Full Chip Physical Design Lead

    eInfochips (An Arrow Company) • India, India
    Full Chip PD Lead (8+ Years Experience).Bangalore, Hyderabad, Noida, Ahmedabad, Chennai, Pune.We are seeking a highly experienced. The ideal candidate will have hands-on expertise in database integr...Show more
    Last updated: 17 days ago • Promoted
    Principal SoC Design Verification Methodology Engineer

    Principal SoC Design Verification Methodology Engineer

    Mulya Technologies • India, India
    Principal Gen AI based SoC Design Verification Methodology Engineer.We are a US based Stealth mode Start-up.Hyderabad / Bangalore / Remote ( any where in India ). We unify the processes used in Semi...Show more
    Last updated: 30+ days ago • Promoted
    Seniorprincipal Asic Rtl Design Engineer (Soc / Subsystem)

    Seniorprincipal Asic Rtl Design Engineer (Soc / Subsystem)

    Proxelera • Republic Of India, IN
    Proxelera is India’s premium chip and system software product engineering partner.Our engineers take extreme passion in your assignments and deliver through their years of high quality experience t...Show more
    Last updated: 20 days ago • Promoted
    SAP S / 4HANA R2R Functional Lead (FI / CO)

    SAP S / 4HANA R2R Functional Lead (FI / CO)

    Sky Systems, Inc. (SkySys) • India, India
    SAP S / 4HANA Functional Lead Record to Report (R2R).Full-Time Contract (40hrs / week).We are seeking an experienced SAP S / 4HANA R2R Functional Lead to drive and optimize financial processes across SAP...Show more
    Last updated: 2 days ago • Promoted
    Physical Design Engineer / Lead

    Physical Design Engineer / Lead

    eInfochips (An Arrow Company) • India, India
    PHYSICAL DESIGN ENGINEER / LEAD - NOIDA / Ahmedabad / Bangalore / Hyderabad / Pune.NO WORK FROM HOME OR REMOTE WORK).Job description : 4 to 15 Years of Hands on Experience. Block level Physical Design Implemen...Show more
    Last updated: 18 days ago • Promoted
    SAP PTD LEAD

    SAP PTD LEAD

    KATBOTZ® • India, India
    KATBOTZ LLC is seeking an experienced.SAP PTD (Plan-to-Deliver) Lead.The ideal candidate will have extensive hands-on experience across. Plan-to-Deliver business processes.This role will lead the fu...Show more
    Last updated: 25 days ago • Promoted
    Senior Physical Design Engineer

    Senior Physical Design Engineer

    ACL Digital • Republic Of India, IN
    Excellent problem-solving, leadership, and communication skills.Ability to work in a fast-paced environment and lead a cross-functional team. In-depth knowledge of floor planning, power planning, PN...Show more
    Last updated: 30+ days ago • Promoted
    Director- Physical Design

    Director- Physical Design

    SEMIFIVE • Republic Of India, IN
    Founded in Seoul in 2019, SEMIFIVE is basing its foundation on Korea’s semiconductor design competency that was amassed for more than 20 years. With expertise spanning front-end to back-end design, ...Show more
    Last updated: 5 days ago • Promoted
    SAP FICO Implementation Specialist

    SAP FICO Implementation Specialist

    Tata Consultancy Services • Pune, Republic Of India, IN
    Minimum 10+ years of FICO hands on development experience.Understanding of FICO concepts, Primary on Finance and Secondary on Controlling. Should have expertise in General Ledger, Account Payables, ...Show more
    Last updated: 30+ days ago • Promoted
    Design Verification Engineer

    Design Verification Engineer

    Best NanoTech • Pune, Republic Of India, IN
    Manage SOC Design Verification efforts for complex projects, ensuring the successful execution of verification plans.Develop and implement comprehensive verification strategies, test plans, and tes...Show more
    Last updated: 3 days ago • Promoted
    Verification Engineering Professional

    Verification Engineering Professional

    Best NanoTech • Pune, Republic Of India, IN
    Manage SOC Design Verification efforts for complex projects, ensuring the successful execution of verification plans.Develop and implement comprehensive verification strategies, test plans, and tes...Show more
    Last updated: 1 day ago • Promoted
    Senior RTL Design Lead

    Senior RTL Design Lead

    Capgemini Engineering • Chennai, Republic Of India, IN
    Role : Lead / Senior RTL Engineer.Should be good in Integration of SOC & RTL coding.Should be aware of soC flow like Spyglass-Lint / Synthesis (DC) / CDC. Should be aware of scripting language.Candidate s...Show more
    Last updated: 20 hours ago • Promoted • New!
    Design Verification Expert

    Design Verification Expert

    Best NanoTech • Pune, Republic Of India, IN
    Manage SOC Design Verification efforts for complex projects, ensuring the successful execution of verification plans.Develop and implement comprehensive verification strategies, test plans, and tes...Show more
    Last updated: 12 days ago • Promoted
    Lead RTL Integration Engineer

    Lead RTL Integration Engineer

    Capgemini Engineering • Chennai, Republic Of India, IN
    Role : Lead / Senior RTL Engineer.Should be good in Integration of SOC & RTL coding.Should be aware of soC flow like Spyglass-Lint / Synthesis (DC) / CDC. Should be aware of scripting language.Candidate s...Show more
    Last updated: 20 hours ago • Promoted • New!
    Technical Lead

    Technical Lead

    RapidBrains • India, India
    We are looking for an experienced Technical Lead who can architect scalable systems, mentor development teams, and guide complex projects from concept to deployment. You’ll partner closely with Prod...Show more
    Last updated: 2 days ago • Promoted
    SAP SD Implementation Expert

    SAP SD Implementation Expert

    Tata Consultancy Services • Chennai, Republic Of India, IN
    Facilitate the implementation and support of SAP SD.Perform detailed analysis of complex business process requirements and provide. Design, customize, configure and testing of SD.Document functional...Show more
    Last updated: 6 days ago • Promoted
    Senior / Principal Asic Rtl Design Engineer (Soc / Subsystem)

    Senior / Principal Asic Rtl Design Engineer (Soc / Subsystem)

    Proxelera • Chennai, Republic Of India, IN
    My name is Shahid I am reaching out with a role that fits engineers who enjoy real ownership, from shaping micro-architecture to watching their RTL come alive in silicon. If you’re looking for a spa...Show more
    Last updated: 16 days ago • Promoted
    SoC Verification Specialist

    SoC Verification Specialist

    Best NanoTech • Pune, Republic Of India, IN
    Manage SOC Design Verification efforts for complex projects, ensuring the successful execution of verification plans.Develop and implement comprehensive verification strategies, test plans, and tes...Show more
    Last updated: 1 day ago • Promoted